Reference spurs are one of the main problems in integer-N phaselocked loops (PLLs). A ratioed current charge pump is proposed to suppress reference spur magnitude in the PLL output. The ratioed current charge pump can be implemented by resizing the source and drain network of the charge pump. A formula to calculate the ratioed current and transistor size is presented. The reference spur magnitude for a PLL with a ratioed current charge pump is compared to a conventional charge pump PLL, resulting in about 4 dBc/Hz improvement in the reference spur magnitude.
Introduction: Reference spurs are mainly caused by the phase/frequency detector (PFD) and charge pump (CP) circuit non-idealities, namely CP current mismatch, PFD delay, CP switching delay, CP current rise and fall time characteristics, and CP current leakage. These non-idealities cause a periodic ripple in the tuning voltage of a voltage-controlled oscillator (VCO), resulting in spurs at multiple reference frequency offsets from the carrier signal.
Several approaches have been carried out to suppress reference spurs in the phase-locked loop (PLL) output. One of these techniques involves lowering the VCO gain, while maintaining a wide VCO output frequency range [1, 2] . These techniques require a complex circuit design and modification of the PLL architecture. Another technique involves minimising the CP current mismatch and minimising the CP current leakage. Minimising CP current mismatch can be implemented by using a gain boosting circuit [3, 4] or a calibrated CP [5, 6] . Meanwhile, minimising the current leakage can be implemented by using a leakage current compensation circuit [7] . However, although CP current is matched, reference spurs still exist because of other circuit non-idealities such as switching delay. In this Letter, we propose a ratioed current CP to improve reference spur suppression. The ratioed current minimises the voltage ripple on the VCO tuning voltage that is caused by CP current mismatch, PFD delay and switching delay. In the following analysis we use the long-channel transistor model. The same analysis can also be applied for short-channel devices.
CP current mismatch and PFD delay: Owing to second-order effects, such as channel length modulation and the difference in parameters between nMOS and pMOS transistors, CP current, I up and I dn as shown in Fig. 1 are not matched [3] . Since the total charge transfer to the loop filter must be zero, the amount of PFD delay (t PFD ) either in the UP or DN signal has to be adjusted to compensate for the current difference as shown in Fig. 2 . If I up is larger than I dn , the DN signal (t dn ) must be slightly longer than the UP signal (t up ), and vice versa. The current mismatch and differences in the PFD delay result in ripples on the VCO tuning voltage, resulting in reference spurs in the PLL output.
Fig. 1 CP circuit
Transistors N 1 , N 3 , N 5 , P 1 and P 3 construct current sources for I up and I dn generation
Assuming that I up is larger than I dn , therefore, t dn = t PFD + t diff , where t diff is the PFD delay difference between the UP and DN signals, and t up = t PFD as shown in Fig. 2a . Since the total charge transfer is zero when the PLL is in the locked state, t diffI up can be written as
If I dn is larger than I up , then t up = t PFD + t diff , and t dn = t PFD as shown in Fig. 2b , and t diffI dn can be written as
According to (1) and (2), t diff has a linear relation with both the CP current mismatch and PFD delay, and the ripple voltage in the VCO tuning voltage is proportional to t diff . A higher t diff results in a higher ripple amplitude, and hence increases the magnitude of the reference spurs. Controlling the delay in the UP signal helps to reduce the ripple amplitude in the tuning voltage, hence decreasing the reference spur magnitude. Therefore, slightly larger I dn when compared to I up helps to reduce the reference spur magnitude. The optimum I dn to I up ratio is presented in the next section.
Ratioed current CP: In the ratioed current CP, the current source is designed so that I dn is slightly larger than I up . Before implementing the design, an optimum I dn to I up ratio has to be determined. When I dn is larger than I up , the I up current switches ON longer than I dn , so that the total charge transfer to the loop filter is zero. I up is delayed by the switching delay of the UP switch, t inv .
The optimum ripple amplitude in the VCO tuning voltage, ΔV, is achieved when ΔV top = ΔV bottom , and this can be attained if the I up duration has 2t inv longer than I dn . Therefore, the time difference between I up and I dn is given by
Substituing this into (2) results in
This equation gives the ratio of I dn to I up in terms of switching delay (t inv ) and PFD delay (t PFD ). Parameters t inv and t PFD can be extracted from a transistor-level simulation. The CP current is provided by a current mirror circuit as shown in Fig. 1 . The sizes of N 3 and N 5 are similar to N 1 , whereas the sizes of N 4 and N 6 are similar to N 2 . Also, the sizes of P 3 and P 5 are similar to P 1 .
Considering the channel modulation effect, I up and I dn are given by
where λ p and λ n are the channel length modulation effect parameters for pMOS and nMOS, respectively. Referring to Fig. 1 , as the sizes of P 1 and
and the length of N 1 is similar to N 3 ; therefore the I dn to I up ratio can be simplified to
For a minimum ripple voltage magnitude, I dn has to be larger than I up by a ratio that is given by (4) . Substituting this equation into (7), and solving for the W N1 to W N3 ratio results in
Owing to channel length modulation, V DSP 1 , V GSP 1 , V DSN 1 and V GSN 1 vary according to the CP output voltage; therefore the ratio of W N1 to W N3 will also vary. For the reference spur analysis, only the VCO tuning voltage at the centre of VCO tuning frequency is considered. This is because at the centre frequency the VCO has its maximum gain, resulting in a maximum reference spur at that point.
Therefore, the ratio of W N1 to W N3 was adjusted to result in a tuning voltage that operates the VCO at its centre tuning frequency.
Results: The reference spurs for two different PLLs are compared as shown in Fig. 3 . The first PLL employs a conventional CP, whereas the second PLL uses the proposed ratioed current CP. Reference spur magnitude is obtained from a transient analysis at the transistor-level simulation. PLL output in the locked state is captured, and power spectral density (PSD) of the signal is calculated and plotted in Fig. 3 . For the PSD calculation, an FFT with a length of 2 19 and a Hamming window were used. The spectra in Fig. 3 show that the PLL with ratioed current gives a lower reference spur magnitude ( − 66.7 dBc/Hz) when compared to the conventional CP PLL ( − 62.8 dBc/Hz).
Conclusions: A ratioed current CP has been proposed for reference spur suppression in the PLL output. The CP optimum current ratio calculation has been presented. The schematic-level simulation shows that the ratioed current CP assists in reducing the reference spur magnitude by about 4 dBc/Hz. The proposed technique can be implemented with other reference spur suppression techniques to further reduce the reference spur magnitude. 
